 Štěpán Rydlo
|
a981cda0f4
|
COMM: Create Gerber files
|
2022-07-27 21:49:48 +02:00 |
|
|
Štěpán Rydlo
|
912b5e4590
|
COMM: Change 3V3 path
|
2022-07-25 17:56:10 +02:00 |
|
|
Štěpán Rydlo
|
9d5331ea1f
|
COMM: Edit infil on stack conector for GROUND
|
2022-07-25 17:54:35 +02:00 |
|
|
Štěpán Rydlo
|
af9a45f63a
|
COMM: Add heat vias
|
2022-07-25 17:47:06 +02:00 |
|
|
Štěpán Rydlo
|
737d0f0a83
|
COMM: Upload changes, after close file
|
2022-06-28 12:27:05 +02:00 |
|
|
Štěpán Rydlo
|
25dd5c3ce0
|
COMM: Change of some VIAS and path
|
2022-06-27 21:24:28 +02:00 |
|
|
Štěpán Rydlo
|
be29720370
|
COMM: Add logo and vias
|
2022-06-19 14:44:38 +02:00 |
|
|
Štěpán Rydlo
|
d35ddcbaf0
|
COMM: Change connectors header to horizontal.
|
2022-06-19 14:22:49 +02:00 |
|
|
Štěpán Rydlo
|
c7b886e655
|
COMM: Change package for impendance adjustment resistor of RS-485
|
2022-06-16 23:00:32 +02:00 |
|
|
Štěpán Rydlo
|
038cdcb1a0
|
COMM: Change path connections to pads and vias
|
2022-06-16 22:59:35 +02:00 |
|
|
Štěpán Rydlo
|
fef737d5df
|
COMM: Change paths under communication modules
|
2022-06-16 21:50:30 +02:00 |
|
|
Štěpán Rydlo
|
0bdd8bab80
|
COMM: rebuild openLST
|
2022-06-13 01:11:17 +02:00 |
|
|
Štěpán Rydlo
|
2750d3d9af
|
COMM: Change CAN to symetric paths
|
2022-06-12 23:18:45 +02:00 |
|
|
Štěpán Rydlo
|
9e2347f9fc
|
COMM change CAN and reapair trim path
|
2022-06-12 22:58:19 +02:00 |
|
|
Štěpán Rydlo
|
12b72e120b
|
COMM: Change paths uder GPS module
|
2022-06-12 22:45:06 +02:00 |
|
|
Štěpán Rydlo
|
2842a73a8e
|
Change position of path from antenas
|
2022-06-12 22:20:51 +02:00 |
|
|
Štěpán Rydlo
|
5c0b8066f7
|
COMM: Saved repair
|
2022-06-07 20:57:34 +02:00 |
|
|
Štěpán Rydlo
|
18db662c69
|
COMM: Repair all errors and warnings
|
2022-06-07 20:55:03 +02:00 |
|
|
Štěpán Rydlo
|
5b33fb2fb2
|
COMM: Change trimmer
|
2022-06-07 16:13:39 +02:00 |
|
|
Štěpán Rydlo
|
e4dd365fe0
|
COMM: Add label to stack connector.
|
2022-06-07 15:10:58 +02:00 |
|
|
Štěpán Rydlo
|
e6672ef0fe
|
COMM: edit STM programing connector
|
2022-06-07 12:21:38 +02:00 |
|
|
Štěpán Rydlo
|
bb7340ad4d
|
COMM: Edit label to camera connector
|
2022-06-07 11:58:27 +02:00 |
|
|
Štěpán Rydlo
|
b5d084a34d
|
COMM: Edit connector to STM32 USB debug, position and labels
|
2022-06-07 11:24:10 +02:00 |
|
|
Štěpán Rydlo
|
36b5021047
|
COMM: Change position and label to LST_debug connector
|
2022-06-07 10:53:59 +02:00 |
|
|
Štěpán Rydlo
|
99ff2bea5a
|
COMM: Edit J2 connector for LST programing
|
2022-06-07 10:27:40 +02:00 |
|
|
Štěpán Rydlo
|
008991d829
|
COMM: add description to USB pinout
|
2022-06-04 19:50:51 +02:00 |
|
|
Štěpán Rydlo
|
bbd4521dbc
|
COMM: change USB port to STM
|
2022-06-04 19:11:04 +02:00 |
|
 Petr Malanik
|
5906973f70
|
COM: Fix border alignment of zones, add ground planes to inner layers
|
2022-06-01 17:46:56 +02:00 |
|
|
Štěpán Rydlo
|
fe18640f1b
|
CommModule: Finish of PCB for control
|
2022-06-01 12:26:53 +02:00 |
|
|
Štěpán Rydlo
|
519c41a079
|
CommModule: Conector description
|
2022-05-31 21:34:10 +02:00 |
|
|
Štěpán Rydlo
|
db98a2e673
|
CommModule: Change connector
|
2022-05-31 21:14:18 +02:00 |
|
|
Štěpán Rydlo
|
f2b2b460ed
|
CommModule: Repair errors. Only error in default width.
|
2022-05-31 19:38:40 +02:00 |
|
|
Štěpán Rydlo
|
5b34cb3954
|
Revert "Finish routing. Have to repair errors."
This reverts commit 45ad17769d.
|
2022-05-31 19:26:54 +02:00 |
|
|
Štěpán Rydlo
|
25c54832db
|
finish routing of communicatnion board
|
2022-05-30 15:00:34 +02:00 |
|
|
Štěpán Rydlo
|
45ad17769d
|
Finish routing. Have to repair errors.
|
2022-04-12 20:27:23 +02:00 |
|
|
Štěpán Rydlo
|
b74f6e7c14
|
Next version of pcb. Added camera switch
|
2022-03-31 12:44:53 +02:00 |
|
|
Štěpán Rydlo
|
5b97894e3e
|
Complete power share and connection to stack connector. Change gps module and impedances paths
|
2022-03-17 22:09:11 +01:00 |
|
|
Štěpán Rydlo
|
76aa680c53
|
Complete power supply share and convertor
|
2022-03-09 18:44:58 +01:00 |
|
|
Štěpán Rydlo
|
56ddc0ea77
|
Place power supply share
|
2022-03-09 17:43:52 +01:00 |
|
|
Štěpán Rydlo
|
158512ddda
|
GPS and nRF placed plus 5V powershare sketch
|
2022-03-06 22:45:49 +01:00 |
|
|
irydlo
|
75c763b78d
|
COMM: Create schematic first part of comm module
|
2021-09-06 08:47:45 +02:00 |
|